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Abstract: On each new technology generation, miniaturization permits putting twice as many
computing cores on the same silicon area, potentially doubling the processor performance. However,
if sequential execution is not accelerated at the same time, Amdahl’s law will eventually limit the
actual performance. Hence it will be beneficial to have asymmetric multicores where some cores
are specialized for fast sequential execution. This specialization may be achieved by architectural
means, but it may also be achieved by specializing transistors, voltage, and clock frequency. In the
latter case, one of the main constraints is that the power consumption of fast cores is not increased
across technology generations. Yet this implies that the instantaneous heat flux in fast cores be
potentially doubled on each new generation. A high instantaneous heat flux can be tolerated by doing
periodic activity migration. This requires to double the number of fast cores on each new generation,
even though only a single fast core can be used at a given time. To keep the chip temperature below
the limit, the migration interval must be divided approximately by four on each new generation. We
show with an analytical model that this will eventually decrease the apparent level-2 cache size. We
show that this problem can be tackled by preparing a certain number of cores before they become
active.
Key-words: Heterogeneous multicore processor, power consumption, heat flux, periodic activity
migration
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Migration pe´riodique d’activite´ pour exe´cution se´quentielle
rapide sur les futurs processeurs multi-coeurs he´te´roge`nes
Re´sume´ : `A chaque nouvelle ge´ne´ration technologique, la miniaturisation de l’e´chelle de gravure
permet de doubler le nombre de coeurs de calcul sur une surface de silicium donne´e, doublant ainsi la
performance potentielle. Cependant, si l’exe´cution se´quentielle n’est pas acce´le´re´e simultane´ment,
la loi d’Amdahl finira par limiter la performance effective. Il sera donc inte´ressant de conside´rer des
multi-coeurs asyme´triques comportant des coeurs spe´cialise´s pour l’exe´cution se´quentielle rapide.
Cette spe´cialisation peut eˆtre obtenue par des moyens architecturaux. Elle peut aussi eˆtre obtenue
en spe´cialisant les transistors, la tension e´lectrique et la fre´quence d’horloge. Dans ce cas-ci, une
des contraintes principales est que la puissance e´lectrique des coeurs rapides n’augmente pas d’une
ge´ne´ration technologique a` la suivante. Mais cela implique que le flux de chaleur instantane´ dans
les coeurs rapides soit potentiellement double´ a` chaque nouvelle ge´ne´ration. Un flux de chaleur
e´leve´ peut eˆtre tole´re´ en faisant de la migration pe´riodique d’activite´. Cela ne´cessite de doubler le
nombre de coeurs rapides a` chaque nouvelle ge´ne´ration, cependant qu’un seul coeur rapide ne peut
eˆtre utilise´ a` un instant donne´. Afin de maintenir la tempe´rature en-dec¸a` de la limite, l’intervalle
de migration doit eˆtre approximativement divise´ par quatre a` chaque nouvelle ge´ne´ration. Nous
montrons a` l’aide d’un mode`le analytique que cela finira par re´duire la taille apparente du cache
de deuxie`me niveau. Nous montrons que ce proble`me peut eˆtre combattu en pre´parant un certain
nombre de coeurs avant qu’ils ne deviennent actifs.
Mots cle´s : Processeur multi-coeur he´te´roge`ne, consommation e´lectrique, flux de chaleur, migration
pe´riodique d’activite´
Periodic activity migration for fast sequential execution 3
1 Introduction
Moore’s law has been the main reason behind the huge processor performance gains in the last four
decades. Smaller transistors and wires were faster, more energy efficient, and it was possible to
build more complex circuits using the same silicon area. Performance gains came both from archi-
tectural improvements and from shorter logic-gate delays. However, during the 2000’s, the processor
performance has not increased as quickly as in the previous three decades. Architectural improve-
ments have been slow because processors have reached a high degree of complexity and because
the simplest and most effective architectural techniques have already been used. Nevertheless, the
continuation of Moore’s law would have led to expect a continuous increase of the processor clock
frequency that normally comes with miniaturization. However, for several reasons, this has not been
the case. Instead, the processor industry went to multicores. Initially, the move to multicores was a
plan B solution to the unexpected leakage power consumption experienced with the 90 nm and 65
nm technologies. After this initial move, the processor industry adopted the multicore as the main
paradigm. It is assumed that the software will be able to take advantage of the potential performance
offered by multicores. The multicore paradigm has indeed a lot of potential but it is important not to
neglect sequential programs, which are still prevalent today.
Section 2 emphasizes the importance of accelerating sequential execution in order to overcome
Amdahl’s law. Consequently, as advocated by some other researchers (e.g., [11, 14, 9, 19]) we pro-
pose that future multicores be heterogeneous and dedicate a part of the chip area for fast sequential
execution.
In Section 3, we consider two different scaling scenarios, constant power density 1 scaling in
the parallel chip area and constant power scaling in the sequential chip area. We show that constant
power density scaling and constant power scaling lead to dramatically different situations : constant
power scaling allows the clock frequency to be increased across technology generations whereas
constant power density scaling strongly limits the extent to which this is possible. A consequence
of constant power scaling is that the instantaneous power density doubles on each new technology
generations. Activity migration is a possible way to manage very high instantaneous power densities
[17, 8].
We explain in Section 4 that, on each technology generation, the sequential chip area must re-
main approximately constant and the migration interval must be divided by four in order to keep
temperature below the limit.
Using simple analytical models, we show in Section 5 that, because the clock cycle duration
is unlikely to decrease as quickly as the migration interval, the apparent level-2 (L2) cache size is
going to decrease as we decrease the migration interval. To combat this phenomenon, we propose
that a certain number of cores on which the execution will migrate next be prepared before becoming
active. This means that updates that are done in the local L2 cache are replicated in the L2 caches of
soon-to-be-active cores.
1In this paper, power density (aka heat flux) is the power consumption per unit of area, in W/m2.
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2 The importance of fast sequential execution
Let us consider a multicore consisting of one fast core and several slow cores. We assume that
the number of slow cores doubles on each technology generation and that their clock frequency
remains constant. We assume that the clock frequency of the fast core is multiplied by a on each
generation, with a ≥ 1. We model applications as follows. We assume that an application exhibits
a periodic pattern, where the period consists of a parallel phase of duration Tp(g) followed by a
sequential phase of duration Ts(g). Tp(g) and Ts(g) are in seconds and g = 0, 1, 2, · · · represents
the technology generation (a technology generation is 2 to 3 years). We define the sequential fraction
s as
s =
Ts(0)
Tp(0) + Ts(0)
The fast core is used during sequential phases and we assume the performance is proportional to the
clock frequency, that is,
Ts(g)
Ts(0)
=
1
ag
We assume that the parallelism of the parallel phase is perfect, that is,
Tp(g)
Tp(0)
=
1
2g
At generation g, the global speedup is
Tp(0) + Ts(0)
Tp(g) + Ts(g)
=
1
1−s
2g
+ s
ag
The graph in Figure 1 shows the global speedup as a function of s after g = 5 generations for
different values of a. So far, most existing applications are on the right side of the graph (s > 0.1),
i.e., they are either purely sequential or have a small number of parallel threads. Processor makers
are currently increasing the number of cores, hoping that more and more applications will move
toward the left side of the graph (small s). Nevertheless, many applications will remain on the right
side. Increasing the clock frequency of the fast core will allow to obtain substantial speedup for
these applications.
3 Impact of technology scaling
Let us consider the following classical formula 2 for the delay of a NOT CMOS logic gate loaded
with a capacitance C : [3]
2This formula is simplistic but it allows to understand important trends.
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Figure 1: Global speedup as a function of the sequential fraction s after 5 generations (g = 5) for
different values of the fast-core clock frequency acceleration a.
gate delay = C × Vdd
Idsat
=
2
µ
×
( L
W
)
×
( tox
ǫox
)
× C × Vdd
(Vdd − Vt)2 (1)
and the energy per transition
energy = 1
2
CV 2dd
Here, Vdd is the supply voltage, Vt is the transistor threshold voltage, Idsat is the transistor saturation
current, µ is the charge carrier mobility, L and W are the length and width of the transistor channel,
tox and ǫox are the thickness and permittivity of the transistor gate dielectric. In the remaining, we
assume that the maximum clock frequency is proportional to the inverse of the gate delay. Leakage
power is the main reason why clock frequency has remained stuck at a few gigahertz for several
years. Before the 90 nm technology, decreasing all dimensions in the x,y and z directions decreased
C and tox, hence the gate delay and the energy per transition. During the 1990’s, the voltages Vdd
and Vt were scaled down while still allowing a smaller gate delay, as predicted by the classical
scaling theory [5]. Because the energy per transition was decreasing faster than the gate delay, it
was possible to benefit from the clock frequency boost coming with miniaturization and, at the same
time, to enhance the microarchitecture (more pipelining for further clock frequency boost, more
transistors crammed on the same chip area) while staying within the limits of the allowed power
consumption. But leakage currents were increasing exponentially. Subthreshold leakage increased
as Vt became smaller. Because of this, it became difficult to decrease Vt. But a fixed Vt limits the
extent to which Vdd can be scaled down (cf. formula (1)). As for gate leakage, it increased because
the transistor gate dielectric became extremely thin. This has prevented a proper scaling of tox in
the 90 nm and 65 nm technology nodes. Further scaling of the dielectric required the introduction
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of new material with a higher ǫox than silicon dioxide. Intel is using a new dielectric material in its
45 nm technology [2], which allows a thicker dielectric layer. It took several years for the industry
to find a solution because replacing silicon dioxide incurred some difficulties [20], but it is expected
that these new materials will allow to continue scaling the gate dielectric, either by scaling tox, ǫox
or both.
3.1 Constant power density scaling
Assuming the core area is divided by 2 on each generation, it is possible to put twice as many cores
in the same area. But to prevent an increase of power, the power density in each core must not
increase. If we assume that the clock frequency is inversely proportional to the gate delay and if we
neglect static power, the power density at generation g is proportional to
energy
core area× gate delay ∝ Vdd × (Vdd − Vt)
2 ×
(ǫox
tox
)
× 2g (2)
Keeping power density constant requires to decrease Vdd as g increases. We used formula (2) to de-
termine the value of Vdd that keeps power density the same for all g. We assume Vt = 0.3V remains
constant and Vdd = 1V at g = 0. Then we compute the clock frequency from Vdd and formula
(1). We considered two scenarios : one in which ǫox/tox = K0 remains constant and one in which
ǫox/tox = K0(
√
2)g. Figure 2 shows the relative frequency across generations. In the constant
dielectric scenario, Vdd decreases by ∼ 10-16% on each technology generation, while the decrease
for the scaled dielectric scenario is ∼ 12-20% (Vdd decreases more slowly when approaching Vt).
Maintaining the dielectric constant prevents the clock frequency to be increased. This is what has
happened since the introduction of multicores so far. With a scaled dielectric, it is possible to in-
crease the clock frequency but only up to a certain point. The limitation in frequency comes from
our assumption that the threshold voltage remains constant, but more importantly from the constraint
that power density must not increase.
In summary, it is possible to double the number of cores on each generation but, if we want to
use all these cores simultaneously, the power density constraint limits the extent to which the clock
frequency can be increased. In its recent dual-core processors, Intel has introduced a new execution
mode that increases the voltage and frequency automatically when the second core is not used. But
power density increases quickly with voltage, and the temperature constraint allows only a modest
frequency boost. If we want significant sequential speedup in future multicore processors, it will be
necessary to have a special core optimized for sequential execution.
3.2 Constant power scaling
Now let us consider a core specialized for sequential execution. For constant power density scaling,
we assumed that all the cores are used simultaneously For sequential execution, it is possible to
migrate the execution periodically to a different core so that, even though the instantaneous power
density increases across technology generations, it is possible to maintain the time-averaged power
density at a reasonable value [17, 8, 15, 13]. Here, a single core is used at a time. It is assumed that
Irisa
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Figure 2: Clock frequency relative to generation 0 when constant power density is used. It is
assumed that Vt = 0.3V remains constant and Vdd = 1V at g = 0. The constant dielectric scenario
assumes that ǫox/tox remains constant and the scaled dielectric scenario assumes that ǫox/tox is
multiplied by
√
2 on each generation.
the inactive cores are clock-gated and power-gated so that their power consumption is negligible. In
this case, we have
time-averaged power density = core power
number of cores× core area
As the core area is divided by 2 on each generation and assuming the power consumption remains
constant, we must double the number of core on which we migrate. Hence the chip area dedicated
to sequential execution should remain approximately constant across technology generations.
The power is proportional to
energy
gate delay ∝ Vdd × (Vdd − Vt)
2 ×
(ǫox
tox
)
(3)
If the dielectric is kept constant, it is not necessary to decrease Vdd to keep the power constant.
On the other hand, if the dielectric is scaled, Vdd must be decreased on each generation, but not as
much as for constant power density scaling. Figure 3 shows the relative frequency that keeps power
constant across generations. For the constant dielectric scenario, Vdd is kept equal to 1V while for
the scaled dielectric scenario it decreases by ∼ 8% on each technology generation. Unlike constant
power density scaling, constant power scaling allows a significant increase of the clock frequency
across generations.
We do not claim that it will be possible to have voltage and frequency as high as what formula
(1) says. Formula (1) is simplistic, in particular it ignores short-channel effects. Moreover there
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Figure 3: Clock frequency relative to generation 0 when constant power scaling is used (activity
migration, instantaneous power density doubles on each generation). It is assumed that Vt = 0.3V
remains constant and Vdd = 1V at g = 0. The constant dielectric scenario assumes that ǫox/tox
remains constant and the scaled dielectric scenario assumes that ǫox/tox is multiplied by
√
2 on each
generation.
are some other constraints that impact the clock frequency 3 and several problems to solve [20, 18,
6]. Figures 2 and 3 must not be taken as quantitative evidences but as an illustration of the large
qualitative difference between constant power density scaling and constant power scaling.
4 Periodic activity migration under constant power scaling
We consider the example of chip layout depicted on Figure 4. In this example, the area dedicated
to sequential execution is a square of side 8mm taking one fourth of the chip area. Half of the
sequential area is occupied by fast cores, the other half by the L2 cache. Let us assume that the
time-averaged power density in fast cores is qavg = 1W/mm2 and that the time-averaged power
density in the caches is 0.1W/mm2. We assume that, when not used, the parallel area is clock-
gated and power-gated so that its power consumption is negligible. Moreover, let us assume that the
silicon die is 0.5mm (thermal conductivity 110W/mK), that it is attached to a heatsink modeled
as a square copper plate 3mm thick and 5 cm wide (400W/mK), and that there is some interface
material between the die and the plate, 50µm thick and with thermal conductivity 4W/mK . We
use the ATMI model to obtain an estimate of the maximum temperature [1]. If we take 40°C as
the maximum ambient temperature, and assuming the heatsink thermal resistance is 0.4K/W , the
maximum temperature is roughly Tmax = 80 °C. Let N be the number of sequential cores. When
3The clock frequency targets on the ITRS 2007 are based on a 17%-per-year increase of the transistor speed [7]. Never-
theless, the ITRS 2007 assumes constant instantaneous power density [6].
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Figure 4: Example of chip layout.
a core is active, its instantaneous power density is qon. When a core is inactive, it is clock-gated
and power-gated. We assume that clock gating and power gating are perfect so that only the active
core dissipates some power. If the execution migrates frequently enough, the instantaneous power
density can be as high as
qon = N × qavg
that is, 4W/mm2 with 4 cores, 8W/mm2 with 8 cores, and so on. The question is : how frequently
must we migrate the execution ? To understand the problem, it is useful to look at how quickly
temperature increases when, starting at the ambient temperature, a power density qon is suddenly
applied at t = 0. In this situation, for small time values t, temperature increases as follows [16, 12]
:
θ(t) ∝ qon
√
t
When we migrate the execution from a core A to a core B, the temperature in B increases. After we
migrate from B to C, temperature in B decreases. So we have a temperature oscillation in each core.
The amplitude of this oscillation is roughly proportional to qon
√
ton, where ton is the time spent on
each core before we migrate to another core. If we keep the migration frequency constant across
technology generations, each time we double the power density qon, we double the amplitude of the
temperature oscillation. So even though the time-averaged temperature does not exceed Tmax, the
peak temperature may be much higher than Tmax. If we want the peak temperature to stay constant,
we must divide ton by 4 when we double power density qon.
Figure 5 shows an example layout with 4 cores and with 8 cores, both occupying the same
area. Cores are numbered from 0 to N − 1. We stay on core j for a fixed time that we call the
migration interval, and then we migrate the execution to core (j + 1) mod N . Figure 6 shows the
peak temperature as a function of the migration interval. The curves were obtained with ATMI [1].
When the migration interval is short, the peak temperature is close to the time-averaged temperature,
i.e., 80 °C. As the migration interval becomes longer, the peak temperature increases above 80
°C. With 4 cores and qon = 4W/mm2, as long as the migration interval does not exceed a few
PI n ˚ 1909
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Figure 5: Example layout with 4 and 8 cores in the sequential area.
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Figure 6: Peak temperature as function of the migration interval, for 4 cores (qon = 4W/mm2) and
for 8 cores (qon = 8W/mm2).
hundreds of microseconds, the peak temperature stays close to 80 °C. If we set the migration interval
at 1 millisecond, the peak temperature is about 85 °C. But temperature increases quickly in the
millisecond range 4. For intervals larger than 10 milliseconds, we exceed 100°C. With 8 cores and
qon = 8W/mm
2
, we must have a shorter migration interval if we do not want temperature to
increase. For example if we want the peak temperature to stay below 85 °C, the migration interval
must not exceed 200 microseconds.
It is possible to decrease temperature by using a heatsink with a smaller thermal resistance (i.e.,
larger, noisier, or more expensive heatsink). This is possible in server and desktop machines, but
this is more difficult in notebooks and mobile devices due to size and weight constraints. Anyway,
when cores become very small and lead to tiny hot spots, the heatsink contributes little to the overall
junction-to-ambient thermal resistance, which is dominated by the interface material.
4A rule of thumb is that every 10 °C increase in temperature halves the processor mean-time-to-failure.
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5 Cache-induced migration penalty
For activity migration to be as effective as possible, we must minimize the power consumed by
inactive cores. This means that clock gating and power gating must be applied in inactive cores.
Power gating with sleep transistors may incur a penalty of a few microseconds [21]. In order to
hide this penalty, the next core on which the execution will migrate should be woken up ahead of
the migration time. Power gating of microarchitected tables means that the information stored in
these tables is either lost (full power gating) or not updated (drowsy mode [10]). It was shown by
Constantinou et al. that flushing small microarchitected tables, in particular level-1 (L1) caches,
incurs little penalty [4]. Flushing the branch predictors, on the other hand, may incur some penalty.
Constantinou has shown that maintaining the branch predictors drowsy incurs little performance
penalty. However, if the total static power consumed in drowsy mode is still too important, another
possibility is to prepare the branch predictor of the next core on which we will migrate by copying
the predictor content. This copying does not need to be exact, it may be approximate and/or partial.
Actually, the most problematic microarchitected table is the local L2 cache, because the L2 cache
is relatively large and because its content must be exact. If the L2 cache uses a write-back policy,
a possibility is to allow the active core to access the remote L2 caches of inactive cores. The L2
tags cannot be maintained drowsy because we must be able to invalidate blocks that are written. But
maintaining the L2 tags active and the L2 data drowsy will consume significant power, both static
(the total L2 capacity increases with the number of cores) and dynamic (on each write, an invalidate
request is sent to all the inactive cores). Under constant power scaling, the power overhead spent
in inactive cores will decrease the power budget for the active core. To avoid this, a solution could
be to flush dirty L2 blocks to the level-3 (L3) cache before migrating. But this flushing may take
thousands of cycles. The solution we advocate to keep the migration penalty small is to have a write-
back L1 and a write-through L2. A write-back L1 permits decreasing the write traffic when the write
locality is high. When a dirty block is evicted from the L1, it is sent to the L2 and L3 caches. Before
migrating from core A to core B, the L1 of core A is flushed by sending dirty blocks to the L3, and
the L1 and L2 caches on core A are turned off. As the L1 is small compared to the L2, flushing the
L1 can be done relatively quickly. However, after the migration, the L1 and L2 caches on core B
are empty. The L1 cache warms up quickly [4]. But the L2 may incur a large number of cold-start
misses. 5 To solve this problem, a solution is to prepare a certain number of soon-to-be-active cores.
Upon a L2 miss, we store the missing block not only in the local L2 but also in the L2 of the next
α cores, where α is much smaller than the total number of fast cores. Also, each time a victimized
block updates the local L2 (because an older copy of the block is in the L2), it updates the L2 of
the next α cores. Figure 7 shows an example with α = 2. We propose in this section an analytical
model to better understand this situation.
5Constantinou has shown that when a drowsy mode is used for the branch predictor, the migration penalty is mainly due
to cold-start L2 misses [4].
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Figure 7: Execution migration : on this example, α = 2 cores are being prepared.
5.1 Analytical model based on reuse distances
When an application executes, it accesses the cache blocks a1, a2, a3, · · · , aN where ai is the ad-
dress of the cache block accessed by the ith reference. We define the reuse distance di > 0 of the
ith reference as the number of references that have occurred since the last reference to ai, that is,
ai = ai−di
ai 6= aj for j ∈]i− di, i[
We define the reuse distance profile (RDP) P (d) ∈ [0, 1] as follows
P (d) =
∣∣{i ∈ [1, N ]/di > d}∣∣
N
Note that P (0) = 1 and P (d) is a decreasing function. The miss ratio of a fully-associative cache
with a LRU replacement policy can be obtained from the RDP in a straightforward way. Let us
define
S(k) =
k−1∑
d=0
P (d)
Note that S(k) is concave increasing. We show in the appendix that when N ≫ k, S(k) is the
average number of unique references in a window of k consecutive references. Consequently, when
the number of unique references in a window of k consecutive references is stable and close to its
average value, the miss ratio of a cache of size S(k) blocks is approximately equal to P (k).
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5.2 Apparent L2 size vs. actual L2 size
Let F be the clock frequency in Hertz, T the migration interval in seconds, µ the average number of
L1 misses per instruction, N the number of L1 misses per interval, and X the number of instructions
executed per cycle (IPC) when T = ∞. Our goal is to have the actual IPC close to X . If this is
realized, we have
N = µFTX
Assuming the L2 cache is large enough, when the execution arrives on a core, this core’s L2 has
been prepared with the last αN references. It means that the average L2 miss ratio m is
m(α) =
S((α+ 1)N)− S(αN)
N
≤ P (αN)
Let W be the actual L2 size in number of blocks. We define the apparent L2 size Wα as the value
such that
P (S−1(Wα) = m(α)
We have
Wα ≥ S(αN)
Ideally, we would like the apparent L2 size to be no less than the actual L2 size W . This way, the
contribution of the L2 cache to the migration penalty is null. This can be achieved if we take α such
that
S(αN) ≥W
That is,
α ≥ αw
with αw defined as
αw =
nw
N
=
nw
µFTX
(4)
where nw = S−1(W ). We measured S−1(W ) on some of the SPEC CPU2006 benchmarks and we
found S−1(8192) < 20000 for 14 out of 20 benchmarks and S−1(16384) < 41000 for 13 out of 20
benchmarks.
For example, let us assume W = 8192 blocks (512-Kbyte cache with 64-byte blocks) and let
us dimension αw with nw = 20000. Table 1 shows two examples, one where the clock frequency
increases according to the constant dielectric scenario, and the other according to the scaled dielectric
scenario (see Figure 3). We have assumed X = 1 instruction per cycle and µ = 0.01 L1 miss per
instruction. The value of αw increases across technology generations, and it increases faster than
the number of cores. As can be seen, scaling the dielectric is better than keeping it constant, because
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this allows a higher clock frequency but also because αw is smaller. With 2 and 4 cores, α is small
and it may not be necessary to prepare any core. Notice that when N > nw we have
m(0) =
S(N)
N
≤ W + P (nw)(N − nw)
N − nw = P (nw) +
W
N − nw
hence the miss ratio overhead compared to no migration is bounded as follows
m(0)− P (nw) ≤ W
N − nw =
αw
1− αw
W
nw
For example with 4 cores and constant dielectric, αw = 0.19 and we have m(0)− P (nw) ≤ 0.1. It
means that not preparing any core generates at most 1 extraL2 miss every 1
0.1×µ
= 1000 instructions
in this case. But with 8 cores and above, it is necessary to prepare some cores.
Applications with different characteristics. One question to consider is whether the value of α
should be fixed or should be allowed to vary dynamically. For instance, we may set α at a fixed
value based on the assumption X = 1 and µ = 0.01, as we did in Table 1. For applications such that
µX > 0.01, the apparent L2 size saturates at the actual L2 size. But applications with µX < 0.01
may suffer from the migration penalty, as the apparent L2 size is less than the actual L2 size. µX
may be small either because X is small or because µ is small. If X is small because the L2 miss
ratio is high, migration have little impact, they do not degrade a situation that is already bad. In the
case when µ is very small, it means that L1 misses are infrequent, so a high L2 miss ratio is not
necessarily penalizing. Instead of fixing the value of α, another possibility is to have some hardware
to evaluate µX and to change the value of α dynamically before migrating. Setting α dynamically
may be interesting to optimize the tradeoff between performance and power consumption.
What about applications with a very large S−1(W ) ? When S−1(W ) is much larger than nw,
the fixed α obtained under the assumption S−1(W ) = nw yields an apparent L2 size smaller than
W . But when S−1(W ) is large, it means that the first derivative of P (k) is small (in absolute value)
and that a smaller L2 is unlikely to increase the miss ratio significantly.
6 Conclusion
As Moore’s law continues and allows an exponential increase of the number of cores, it is important
to use a part of the silicon area to implement a fast sequential processor, leading to a heteroge-
neous multicore. A possible way to increase the performance of the fast core is to increase the clock
frequency. Provided the power consumption of the fast core does not increase across technology gen-
erations, the increase of the instantaneous power density can be managed by doing periodic activity
migration on several copies of the fast core. Under constant power scaling and assuming a single fast
core is active at any time, the number of fast cores should double on each technology generations. In
other words, the chip area dedicated to sequential execution should remain approximately constant.
However, to prevent temperature from becoming too high, the migration interval must be divided by
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generation 0 1 2 3 4
number of fast cores 2 4 8 16 32
migration interval (s) 10−2 2.5× 10−3 6.25× 10−4 1.56× 10−4 3.91× 10−5
constant dielectric scenario
clock frequency (Hz) 3× 109 4.2× 109 6× 109 8.4× 109 1.2× 1010
αw 0.07 0.19 0.54 1.52 4.32
scaled dielectric scenario
clock frequency (Hz) 3× 109 5× 109 8.5× 109 1.4× 1010 2.4× 1010
αw 0.07 0.16 0.38 0.90 2.14
Table 1: Value of αw as defined by formula (4), assuming nw = 20000, X = 1 and µ = 0.01. The
migration interval is divided by 4 on each technology generation.
four on each technology generation. As the migration interval decreases faster than the clock cycle,
the migration penalty may become short enough to hurt the performance. The level-2 cache is one
of the biggest potential contributor to the migration penalty, and this problem will become worse as
the migration penalty decreases. We propose to solve this problem by preparing a certain number of
future cores before they become active.
We believe that the semiconductor industry should take into account core heterogeneity and
activity migration in its roadmaps, otherwise some opportunities may be missed. But it is important
that the microarchitects bring convincing evidences that activity migration is a viable long-term
solution. Our analytical model suggest this is the case, up to a certain point. Detailed simulations
are necessary to obtain more certainty.
Appendix
We want to show that the average number of unique references in a window of k consecutive refer-
ences is S(k), where S(k) is defined as
S(k) =
k−1∑
d=0
P (d)
and where P (d) is the frequency of references whose reuse distance is greater than d, that is,
P (d) =
∣∣{i ∈ [1, N ]/di > d}∣∣
N
=
1
N
N∑
i=1
H(di − d)
where H(x) is
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H(x) =
{
1 if x > 0
0 if x ≤ 0
Let u(n, k) be the number of unique references in the window of k references an, an+1, · · · , an+k−1.
The number u(n, k) can obtained as
u(n, k) =
k−1∑
j=0
H(dn+j − j)
The average number u(k) of unique references in a window of k consecutive references is
u(k) =
1
N − k + 1
N−k+1∑
n=1
u(n, k)
=
1
N − k + 1
N−k+1∑
n=1
(k−1∑
j=0
H(dn+j − j)
)
=
1
N − k + 1
k−1∑
j=0
(N−k+1∑
n=1
H(dn+j − j)
)
=
1
N − k + 1
k−1∑
j=0
(j+N−k+1∑
i=j+1
H(di − j)
)
≈ 1
N
k−1∑
j=0
N∑
i=1
H(di − j)
=
k−1∑
j=0
P (j)
= S(k)
where the approximation is based on the assumption that N is much greater than k.
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